Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Product List
Summary

In summary, the Peraso partitioned parallel-array memories deliver the high capacity and low power of embedded DRAM (eDRAM) with the performance and ease of use of traditional (6T) SRAM. The 1T-SRAM memory technology is based on a dynamic bit cell that achieves a considerable size and soft error immunity advantage over six-transistor SRAMs (6T-SRAMs) and other conventional SRAM and QDR SRAM cells. The Peraso embedded in-memory function accelerating memory represents a breakthrough technology at the speed and size of the first truly intelligent memory ICs. Now, customers can offload functions from the FPGA or processor to optimize system performance and improve functionality. IMFs range from fixed burst, fixed RMW to fully-programmable solutions enabling designers to customize their ideal memory IC for their specific application.

PTM Published on: 2021-02-05