Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Product List
True Reverse Current Block

This example depicts an integrated circuit PMOS that is lateral and symmetric in structure. D1 and D2 denote the two parasitic diodes that exist between the P material of the source and drain and the N bulk material of the substrate. Usually the PMOS bulk is directly connected with the highest potential which is normally VIN. This configuration creates a parasitic path through D2 when VOUT is greater than VIN. The IC solution adds a bulk driver block selecting the higher of VIN or VOUT to make a bulk connection to the higher potential. This dynamic connection implements reverse current blocking when the switch is in the OFF state. This step accomplishes that of the back to back PMOS on the previous slide saving cost and improving the switch resistance.

PTM Published on: 2020-11-10