Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Product List
Switch Fundamentals Slide 14

To design switches and multiplexers optimized for low capacitance performance, the die area must be kept to a minimum. This ensures very low parasitic capacitance because it is largely dependent on the switch area. Charge injection Q(inj) is the amount of charge coupled during switching from the digital input to the switch output. The amount of charge coupled to the switch output is a function of the gate-drain capacitance, so lower parasitic capacitance also minimizes Q(inj). However, the RON is inversely proportional to the die size, so the switch area should be as large as possible. As shown in this chart, there is a direct trade-off between RON and capacitance. A large die area, while providing low RON, means higher capacitance, higher Q(inj) and lower bandwidth. Larger die area also means more leakage and bigger package size.

PTM Published on: 2009-07-13